WSNYDER / Verilog-Pli-1.6 / NEWS 
Verilog::Pli NEWS --  history of user-visible changes.
Copyright (C) 2003 Wilson Snyder.
See the end for copying conditions.

The contributors that suggested a given feature is shown in [].
	
This uses outline mode in Emacs.  See C-h m [M-x describe-mode].

* Changes in Verilog::Pli 1.6 7/22/2003

***	Allow $NET{"%x:foo"} to return or set foo in hex format.
	Allow $NET{"foo"} = 0x#### to set foo in hex format

***	Allow reading and setting of wires.
	Note some simulators do not support forcing of wires.

* Changes in Verilog::Pli 1.5 8/30/2002

****	Update build for Perl 5.8.0


* Changes in Verilog::Pli 1.4 2/13/2001

****	Support for Verilator and other PLI headers

****	Documentation updates


* Changes in Verilog::Pli 1.3 1/21/2000

****	Support VCS 5.1 in example.


* Changes in Verilog::Pli 1.2 10/25/1999

**	First Announced CPAN Release

----------------------------------------------------------------------
$Id: NEWS,v 1.7 2003/07/22 15:39:25 wsnyder Exp $
----------------------------------------------------------------------
Copyright information:

Copyright (C) 2003 Wilson Snyder

   See the README file included with this file for licencing information.

Local variables:
mode: outline
paragraph-separate: "[ 	]*$"
end: