Changes for version 0.001001 - 2018-02-10

  • More features (laying out contiguous blocks)
  • Use lists instead of conses in the input
  • Some documentation

Modules

assemble sexp to Verilog ROM for SIMPLE processor